

Embedded System

specialized computer system; specific function; combining hardware and software

Washing Machine (wash cycles, water levels), Automobile Airbag System (detect collision and deploy airbag)

Assembly language

direct control over hardware and registers

highly efficient + compact code

precise timing + real-time control

low-level device drivers; ISR routines

RISC vs. CISC

RISC	CISC
small set of simple instructions	large set of complex instructions
fixed-length	variable-length
one instruction in one clock cycle	instructions take multiple cycles
software optimization	hardware optimization

Harvard vs. Von Neumann

Harvard	Von Neumann
modern architecture based on Harvard Mark I relay based model.	ancient computer architecture based on stored program computer concept
instructions + data → different memory; buses	instructions + data → same physical memory; common bus
an instruction in single cycle	two clock cycles for single instruction

parallel port programming

control multiple data lines simultaneously

send + receive data in parallel

configure + access I/O port registers

Faster data transfer

data transfer instructions

Move data between registers, memory, and I/O ports

Microprocessor vs. Microcontroller

Microprocessor	Microcontroller
single CPU on chip	CPU, I/O, memory on chip
requires external RAM, ROM and I.O devices	all internal
general-purpose	specific embedded applications
higher processing power	moderate
higher power consumption	low
more expensive	cost effective

Instruction Set

interface between hardware and software

Controls data movement (I/O and peripheral), arithmetic, and logic operations

program flow control (branching, looping)

Instructions supported by 8051

Data Transfer Instructions	MOV, MOVC, and MOVX (internal/external, code memory)
	PUSH and POP (stack)
	XCH and XCHD (between accumulator & registers /memory)
1. Arithmetic	ADD, ADDC, SUBB, INC, and DEC; MUL AB and DIV AB (8 bit numbers)
2. Logical	AND, OR, XOR, complement, rotate, NOT ANL, ORL, XRL, CLR, CPL, RL, and RRC
3. Bit Manipulation	SETB, CLR, JB, JNB, and JBC Set, clear, complement, and test bits

Instruction Set (cont)

Control Instructions Branching; subroutine calls (ACALL, LCALL), returns (RET, RETI), Boolean operations, and NOP for no operation

4. Branching SJMP, LJMP, DJNZ
Jump, call, return, and loop control

5. Boolean single-bit variables and carry flag

Arithmetic instructions affect Carry (CY), Auxiliary Carry (AC), and Overflow (OV) flags.

Microcontroller architecture (8051)

1. CPU (Central Processing Unit)	8-bit (arithmetic+logical) ALU; internal registers; program counter
2. Program Memory (ROM / Flash)	4KB; program storage (cannot be modified)
3. Data Memory (RAM)	128 bytes (temporary); 4 register banks (8 registers each)
4. Input/Output (I/O) Ports	four 8 bit (32 pins); bidirectional
5. Timers and Counters	two 16 bit (for 8051); hardware based delay
1. Select Timer Mode	16-bit or 8-bit
2. Load Timer Register	initial value so timer overflows after desired time
3. Start Timer	set control bits (counting)
4. Wait for Overflow Flag	monitor overflow flag (TFx)
5. Stop Timer & Clear Flag	Reset for next use
6. Interrupt Control	
Interrupt	- temporarily halt normal execution. execute a specific interrupt service routine (ISR)



Microcontroller architecture (8051) (cont)

immediate response to external or internal events; real-time

7. Serial Communication Interfaces

8. Clock / Oscillator

9. Power Supply and Reset Circuit

Program 8-bit wide; 6 active flags; 2

Status user-defined bits

word

Accumulator Stores operands and results of arithmetic and logic operations

Program Counter holds address of next instruction to be executed

Stack Pointer point to top of the stack

Pointer

Special Function Registers 8051

control + configure peripherals (I/O ports, timers/counters, serial communication, and interrupts)

CPU control and status information

direct access to hardware


special operations beyond general purpose

Data 16-bit user-accessible register;

Pointer access external memory

In the RAM, only one register bank can be active at a time

fig. 1



Addressing modes

Immediate transfers data (8 bit constant)

Addressing directly to destination

`MOV A, #6AH`

instructions are 2 bytes long, execute in 1 cycle

Addressing modes (cont)

Register specifies the memory

Addressing address

`MOV A, 04H`

Direct uses register names (R0-R7)

Addressing `MOV A, R4`

1 byte and 1 cycle

Indirect address of data inside a

Addressing register

`MOV A, @R0`

Indexed accessing data from program

Addressing memory using `MOVC`

`MOVC A, @A+DPTR`

2 machine cycles

Timers and counters

Timer0, 16 bit; accessed using two 8-bit

Timer1 registers: THx and TLx.

internal clock → derived from external crystal oscillator

timer clock frequency is 1/12th of the crystal frequency (machine cycle frequency)

TMOD register

8-bit register; select timer mode + operations

lower 4 → Timer0; upper 4 → Timer1

GATE bit → enables timer (when external interrupt pin + run control bit active)

C/T bit → selects between timer (internal clock) and counter mode (external pulses)

Modes

Mode 0 - 13-bit timer; 8 bits of THx and 5 bits of TLx

Mode 1 - 16-bit timer; THx and TLx form a full 16-bit counter.

Mode 2 - 8-bit auto-reload; TLx reloads automatically from THx after overflow.

Mode 3 - splits Timer0 into two 8-bit timers; Timer1 stops functioning

TCON register

controls timer operation and contains overflow flags (TF0, TF1) and run control bits (TR0, TR1).

fig. 2





fig. 3



By racheleva

cheatography.com/racheleva/

Not published yet.

Last updated 28th April, 2026.

Page 2 of 2.

Sponsored by **Readable.com**

Measure your website readability!

<https://readable.com>