



Terminology	XOR Truth Table	Boolean Concepts	Other Sequential Circuits																				
Tera 10^{12}	A B A XOR B	Addition Subtraction	Multiplexer																				
Giga 10^9	0 0 0	$1+1 = 10$ $0-1 = 1$ (borrow method)	Demultiplexer																				
Mega 10^6	0 1 1		Decoder																				
Kilo 10^3	1 0 1		Encoder																				
1 GHz 1×10^9 Hz	1 1 0	All other operations straightforward.	Priority Encoder																				
1 TB 1×10^{12} Byte																							
1 Byte 8 Bits																							
Conversions	Basic Identities	Boolean Concepts II	Byte Ordering																				
Binary Hex Dec	Name (Law) AND form OR form	Carry out: Carry out of leftmost bit	Bytes in a word can be numbered from left to right or right to left. Big-endian: Most significant byte (byte containing most significant bit) is stored first and following bytes are stored in decreasing significance order. Little-endian is the opposite.																				
1111 0F 15	Identity $1A = A$ $0+A = A$	Overflow: Result too large or small to fit into bits																					
2's Complement	Null $0A = 0$ $1+A = 1$	S-R Latch																					
0111 7	Idempotent $AA = A$ $A+A = A$	 <table border="1"><thead><tr><th>S</th><th>R</th><th>Q</th><th>Q'</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>latch</td><td>latch</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td></tr></tbody></table>	S	R	Q	Q'	0	0	latch	latch	0	1	0	1	1	0	1	0	1	1	0	0	
S	R	Q	Q'																				
0	0	latch	latch																				
0	1	0	1																				
1	0	1	0																				
1	1	0	0																				
1000 -8	Inverse $AA = 0$ $A+A = 1$																						
1111 -1	Commutative $AB = BA$ $A+B = B+A$																						
Logic Gates	Associative $(AB)C = A(BC)$ $(A+B)+C = A+(B+C)$	Decoder	Memory Hierarchy																				
AND A B	Distributive $A+BC = (A+B)(A+C)$		In order of increasing access time, storage capacity, and bits you get per dollar spent: Registers; Cache; Main Memory; Magnetic or solid state disk; Tape or Optical Disk.																				
OR A+B	Absorption $A(A+B) = A$ $A+AB = A$																						
NOT A	DeMorgan's $AB = A+B$ $A+B = AB$																						
NAND A B																							
NOR A+B																							
XOR A B																							



By louielegrand

Not published yet.
Last updated 14th May, 2016.
Page 1 of 3.

Sponsored by **Readable.com**
Measure your website readability!
<https://readable.com>

Cache	Cache (cont)	Write Policy		Mean access time												
Component that stores data to speed up future search requests. Cache hit - data can be found vs Cache miss - data cannot be found. Hit rate - % of accesses resulting in cache hits. Relatively small due to cost. Locality of reference - Temporal locality: reuse of specific data, and/or resources, within a relatively small time duration. Spatial locality: use of data elements within relatively close storage locations. Tradeoff: Larger caches have better hit rates but longer latency. Small fast caches backed up by larger, slower caches.	Multi-level caches: check fastest L1 cache first; if it hits, proceeds at HS. If L1 misses, L2 is checked, and so on, before accessing external memory..	Write-through	Write-back	mean access time = $c + (1-h)m$ c - cache access time h - hit ratio m - main memory access time												
	Cache Mapping	Write is done synchronously both to cache and main mem	Write initially only to cache; write to main memory postponed until cache blocks containing data are about to be modified/replaced	Data Dependencies												
	<table><tr><th>Cache type</th><th>Hit Ratio</th><th>Search speed</th></tr><tr><td>Direct Mapped</td><td>Good</td><td>Best</td></tr><tr><td>N-Way Set Associative</td><td>Very good, better as N increases</td><td>Good, worse as N increases</td></tr><tr><td>Fully associative</td><td>Best</td><td>Moderate</td></tr></table>	Cache type	Hit Ratio	Search speed	Direct Mapped	Good	Best	N-Way Set Associative	Very good, better as N increases	Good, worse as N increases	Fully associative	Best	Moderate	ADV: Simpler and more reliable, mem is always up-to-date	ADV: Faster, uses less memory bandwidth	True data dependency (RAW) Occurs when an instruction depends on result of previous instruction
Cache type	Hit Ratio	Search speed														
Direct Mapped	Good	Best														
N-Way Set Associative	Very good, better as N increases	Good, worse as N increases														
Fully associative	Best	Moderate														
	Replacement Algorithms	DISADV: Write is slower, every write requires main memory access, uses more memory bandwidth	DISADV: More complex, must track "dirty" locations	WAR Occurs when an instruction requires a value that is later updated												
	Optimize management of cache - chooses which items to discard in a full cache			WAW Occurs when the ordering of instructions will affect the final output value of a variable												
	Each is a tradeoff between latency and hit ratio															
	Common: LRU, MRU, RR, 2-way set, Direct-mapped															



By louielegrand

Not published yet.
Last updated 14th May, 2016.
Page 2 of 3.

Sponsored by **Readable.com**
Measure your website readability!
<https://readable.com>

CISC vs. RISC	
CISC	RISC
Emphasis on hardware	Emphasis on software
Includes multi-clock complex instructions	Single-clock, reduced instruction only
Memory-to-memory: "LOAD" and "STORE" incorporated in instructions	Register-to-register: "LOAD" and "STORE" are independent instructions
Small code sizes, high cycles per second	Low cycles per second, large code sizes
MULT	LOAD LOAD PROD STORE

Performance equation

$$\text{time/program} = \text{time/cycle} \times \text{cycles/instruction} \times \text{instructions/program}$$

CISC minimizes instructions per program at cost of cycles per instruction

RISC reduces cycles per instruction at cost of number of instructions per program

State Machines

Moore Machines: output is a function of the state

Mealy Machines: output is a function of the state and the input

Opcode
Portion of a machine language that specifies the operation to be performed

Addressing modes
Immediate
Direct
Indirect
Reg Direct
Reg Indirect
Reg Base-Ind
Reg Base-Scaled Ind

Basic ISA Classes			
Accumulator	Stack	General Purpose Register	Load/Store
1 or 1+x address	0 address	2 or 3 address	3 address

	MUX	DEMUX	DEC	ENC	PENC
IN	2^2	2^2	2^2	2^2	2^2
OUT	2^2	2^2	2^2	2^2	2^2
Controls	2^2	2^2	2^2	2^2	2^2
GRAPH					

Speedup Calculation

Speedup = $(NT^1) / [K + (N-1)T]$

Where N is # of instructions, T^1 is time for stage 1 CPU to complete instruction

and S is # of stages for multistage and T is time for step + latch