# Cheatography

assembly: re	egisters a	and flags						
%eax   %ecx   %ebx   %es	∣%edx i∣%edx	Temporary data, General purpose registers						
%esp   %ebp	)	Current: stack top   stack frame						
%eip		Instruction pointer						
CF   ZF   SF	OF	Carry flag   Zero flag   Sign flag   Overflow flag						
Note: flags a	re not set	by lea instruction.						
assembly: jumps and shifts								
sal   sar	arithmeti	c shift left   right						
shl   shr	logical shift left   right							
jz   jnz	jump if == 0,"zero"   != 0,"not							

	2010
je   jne   jg   jge   jl   jle	jump if ==   !=   >   > =   <   <=
js	jump and store
jmp   jmp *reg	unconditional relative jump  absolute jump, reg is a registry.
ja   jb (unsigned)	jump above   below

assembly: compares and flags							
cmp b, a	a - b						
test b, a	a & b						
zf "zero flag"	set when a&b== 0						
sf "signed flag"	set when a&b < 0						

## STY 2013 Final Cheat Sheet by [deleted] via cheatography.com/5328/cs/965/

assembly: getting setting							
lea a, b	load effective address a into b						
mov a, b	move contents of a into b						
cmov (z,nz,e,ne,g,ge,l,le,ng, nge,nl,nle,a,b,)	compare and move if condition is met.						
movl %edx, %eax	eax = edx, eax bendir á edx						
movl (%edx), %eax	eax = *edx, eax verður bendir á innihald edx						
movl %edx, (%eax)	*eax = edx, eax bendir á bendinn að innihaldi edx						
movl (%edx), (%eax)	<i>eax</i> = edx, yfirskrifar innihald eax með innihaldi edx.						

### Array shizznit

address(mn[i][j]) = 0+i\*N+4j

address(nm[i][j]) = 0+i\*M+4j

Given the arrays:

int mn[M][N]; and int nm[N][M];

#### Reading a disk sector(sequence)

1: CPU initiates disk read, writes cmd, Ibn and desk to a DC port(address)

2: DC reads sector and performs a DMA transfer into main memory

3: DC notifies CPU with *interrupt* signal when DMA transfer completes

DC: Disk controller DMA: direct memory access cmd: command lbn: logical block number dest: destination

## Ву

By [deleted] cheatography.com/deleted-5328/ Published 22nd April, 2013. Last updated 2nd June, 2014. Page 1 of 2.

Memo	ry system parameters					
N=2 <sup>n</sup>	Number of addresses in virtual					
	address space					
M=2 <sup>m</sup>	Number of addresses in physical					
	address space					
P=2p	Page size(bytes)					
Comp	onents of PA(physical address)					
PPO	Physical page offset(same as VPO)					
PPN	Physical page number.					
СО	Byte offset within cache line					
CI	Cache index					
СТ	Cache tag					
Components of VA(Virtual Address)						

Components of VA(Virtual Address)							
TLBI	TLB index						
TLBT	TLB tag						
VPO	Virtual page offset						
VPN	Virtual page number						

## Locality

Temporal locality: > Recently referenced items are likely to be referenced again in the near future. Spatial locality:

> Items with nearby addresses tend to be referenced close together in time.

#### Memory Hierarchy



Sponsored by CrosswordCheats.com Learn to solve cryptic crosswords! http://crosswordcheats.com



## STY 2013 Final Cheat Sheet by [deleted] via cheatography.com/5328/cs/965/

Simple Memory System TLB														
<ul> <li>16 entries</li> <li>4-way associative</li> </ul>														
		13	12 1:	10	9	8	/ 6	\$	4	3 2	1			
		•		VPI	N			••		VPO		•		
	Set	Tag	PPN	Valid	Тад	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	
	0	03	-	0	09	0D	1	00	-	0	07	02	1	
	1	03	2D	1	02	-	0	04	-	0	0A	-	0	
	2	02	-	0	08	-	0	06	-	0	03	-	0	
	3	07	-	0	03	0D	1	0A	34	1	02	-	0	
-														
Simple Memory System Cache														

	16 li	nes, 4	l-byt	e blo	ck siz	e							
	Phys	ically	add	resse	d								
	Dire	ct ma	pped										
				,						-	•		
		11	10	•	8	7 6	5	4	3 2	1			
								ΤŤΤ	-				
		-		PP	N		-		PPO		•		
Idx	Tag	Valid	80	81	82	83	Id	r Tag	Valid	80	81	82	83
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	-	-	-	9	2D	0	-	-	-	-
2	18	1	00	02	04	08	Α	2D	1	93	15	DA	38
3	36	0	-	-	-	-	в	08	0	-	-	-	-
	32	1	43	6D	8F	09	c	12	0	-	-	-	-
4		1	36	72	FO	1D	D	16	1	04	96	34	15
4 5	0D												
4 5 6	0D 31	0	-	-	-	-	E	13	1	83	77	1B	D3

#### Cache

 $\mathsf{TLB} \quad \text{holds recently used PTE's, located on the cpu chip.}$ 

PTE Page table entry, physical address of data in cache/memory

Signals									
ID	Name	Default Action	Event						
2	SIGINT	Terminate	Interupt,ctrl-c						
9	SIGKILL	Terminate	Kill (unavoidable)						
11	SIGSEGV	Terminate&Dump	Segfault						
14	SIGALRM	Terminate	Timer signal						
15	SIGTERM	Terminate	Kill nicely(catchable)						
17	SIGCHLD	Ignore	Child stoppd or killd						

cheatography.com/deleted-5328/

# С

By [deleted]

Published 22nd April, 2013. Last updated 2nd June, 2014. Page 2 of 2. Sponsored by CrosswordCheats.com Learn to solve cryptic crosswords! http://crosswordcheats.com